MAX 10 FPGA Development Kit

1. Overview



The Altera® MAX® 10 FPGA Development Kit provides a full featured design platform built around a 50 K logic elements (LEs) MAX 10 FPGA, optimized for system level integration with on-die analog-to-digital converter (ADC), dual-configuration flash, and DDR3 memory interface support. The board features on-board USB-BlasterTM II, high-speed mezannine card (HSMC), and PmodTM Compatible expansion cards, high-definition multimedia interface (HDMI) output, and dual Ethernet for industrial Ethernet applications. The MAX 10 FPGA Development Kit provides the perfect system-level prototyping solution for industrial, automotive, consumer, and many other market applications.

- Ordering Information
- Development Kit Contents
- <u>Documentation</u>
- Related Links


With this development board, you can:

Company: TerasicTel: +886-3-5750880Fax:+886-3-5726690

• Add: 9F., No.176, Sec.2, Gongdao 5th Rd, East Dist, Hsinchu City, 30070. Taiwa

- Develop designs for the 10M50D, F484 package FPGA
- Measure the performance of the MAX 10 FPGA analog-to-digital block conversion
- Interface MAX 10 FPGAs to DDR3 memory at 300 MHz performance
- Run embedded Linux using the Nios® II processor
- Interface to daughtercards and peripherals using HSMC and Digilent Pmod[™] Compatible connectors
- Measure FPGA power (V_{CC_CORE} and V_{CC_IO}) using the power monitor graphical user interface (GUI)
- Reuse the kit's PCB board and schematic as a model for your design

MAX 10 FPGA Development Board Block Diagram



2. Specification

RoHS- and CE-compliant MAX 10 FPGA development board

- Featured devices
 - MAX 10 FPGA (10M50D, dual supply, F484 package)
 - Enpirion® EN2342QI 4A PowerSoC voltage-mode synchronous stepdown converter with integrated inductor
 - Enpirion EN6337QA 3A high-efficiency PowerSoC DC-DC step-down converters with integrated inductor
 - Enpirion EP5358xUI 600 mA PowerSoC DC-DC step-down converters with integrated inductor
 - MAX II CPLD EPM1270M256C4N (On-board USB-Blaster II)
- o Programming and Configuration
- Company: Terasic
- Tel: +886-3-5750880
- Fax:+886-3-5726690
- Add: 9F., No.176, Sec.2, Gongdao 5th Rd, East Dist, Hsinchu City, 30070. Taiwa

- Embedded USB-Blaster II (JTAG)
- Optional JTAG direct via 10-pin header

Memory devices

- 64Mx16 1 Gb DDR3 SDRAM with soft memory controller
- 128Mx8 1 Gb DDR3 SDRAM with soft memory controller
- 512Mb quad serial peripheral interface (quad SPI) flash memory

Communication ports

- Two Gigabit Ethernet (GbE) RJ-45 ports
- One mini-USB2.0 UART
- One HDMI video output
- One universal HSMC connector (see HSMC expansion cards)
- Two 12-pin Digilent PmodTM Compatible connectors (see <u>PmodTM</u> Compatible expansion cards)

Analog

- Two MAX 10 FPGA ADC SMA inputs
- 2x10 ADC header
- Potentiometer input to ADC
- One external 16 bit digital-to-analog converter (DAC) device with SMA output

Clocking

- 25 MHz single-ended, external oscillator clock source
- Silicon labs clock generator with programmable frequency GUI
- Switches, push buttons, jumpers, and status LEDs
- Mini-USB cable for on-board USB-Blaster II
- 2A power supply and cord
- Free <u>Quartus® Prime Lite design software</u> (download software and license from the website)
- Complete documentation
 - o User manual, bill of materials, schematic, and board files

Company: TerasicTel: +886-3-5750880Fax:+886-3-5726690

• Add: 9F., No.176, Sec.2, Gongdao 5th Rd, East Dist, Hsinchu City, 30070. Taiwa

• Company: Terasic

• Tel: +886-3-5750880

• Fax:+886-3-5726690

• Add: 9F., No.176, Sec.2, Gongdao 5th Rd, East Dist, Hsinchu City, 30070. Taiwa